Design Verification Engineer - ML Accelerators
Facebook
Sunnyvale, CA$178k–$250kPosted Aug 7, 2026
Design Verification Engineer - ML Accelerators
Meta Sunnyvale, CADesign Verification Engineer - ML Accelerators
Meta
Sunnyvale, CA
1 week ago
54 applicants
See who Meta has hired for this role
Save
Use AI to assess how you fit
Get AI-powered advice on this job and more exclusive features.
Meta provided pay range
This range is provided by Meta. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range
$178,000.00/yr - $250,000.00/yr Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day, and smart devices that provide assistance and enhanced capabilities in our day-to-day activities. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Meta’s Reality Labs, you will work with a multidisciplinary group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art machine learning algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art machine learning IPs.Design Verification Engineer - ML Accelerators Responsibilities:
- Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP’s optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
- Define, track, and lead the execution of detailed test plans for the different modules and top levels
- Implement scalable test benches including checkers, reference models, assertions in System Verilog
- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
- Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
- Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
- 10+ years of hands-on experience in SystemVerilog/UVM methodology and C/C++ based verification
- 10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
- Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
- Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
- Track record of 'first-pass success' in ASIC development cycles
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- Masters in Electrical Engineering or Computer Science
- 5+ years of experience with Design verification/validation of machine learning applications and accelerators
- 5+ years of experience with Software/Hardware Co-design at firmware, ISA, and application level
- 5+ years of experience with low power design
- 5+ years of experience in verification of numerical compute based designs
- Experience with revision control systems like Mercurial(Hg), Git
- FPGA/emulation debug experience
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.
$178,000/year to $250,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
-
Seniority level
Not Applicable -
Employment type
Full-time -
Job function
Engineering and Information Technology -
Industries
Technology, Information and Internet
Referrals increase your chances of interviewing at Meta by 2x
See who you know Get notified when a new job is posted.Similar jobs
-
Design Verification Engineer
Design Verification Engineer
OpenAI
San Francisco, CA $226,000.00 - $445,000.00 1 week ago -
Design Verification Engineer
Design Verification Engineer
AMD
Santa Clara, CA $136,000.00 - $204,000.00 1 week ago -
SoC Design Verification Engineer
SoC Design Verification Engineer
AMD
San Jose, CA $141,760.00 - $212,640.00 1 week ago -
Digital Verification Engineer
Digital Verification Engineer
Neuralink
San Francisco, CA 3 days ago -
ASIC Design Verification Engineer, TPU
ASIC Design Verification Engineer, TPU
Google
Sunnyvale, CA 2 hours ago -
Digital Verification Engineer
Digital Verification Engineer
Neuralink
South San Francisco, CA 3 days ago -
CPU Design Verification Engineer
CPU Design Verification Engineer
Google
Mountain View, CA 1 week ago -
ASIC Verification Engineer
ASIC Verification Engineer
NVIDIA
Santa Clara, CA 1 week ago -
Design Verification Engineer
Design Verification Engineer
Intel
Santa Clara, CA 1 day ago -
Senior Design Verification Engineer
Senior Design Verification Engineer
Microsoft
Mountain View, CA 4 days ago -
ASIC Design Verification Engineer
ASIC Design Verification Engineer
Waymo
Mountain View, CA 2 days ago -
ASIC Verification Engineer
ASIC Verification Engineer
NVIDIA AI
Santa Clara, CA 2 days ago -
ASIC Engineer, Design Verification
ASIC Engineer, Design Verification
Meta
Sunnyvale, CA $114,000.00 - $172,000.00 1 week ago -
GPU Design Verification Engineer
GPU Design Verification Engineer
Qualcomm
Santa Clara, CA 2 weeks ago -
Principal Design Verification Engineer
Principal Design Verification Engineer
Microsoft
Mountain View, CA 2 weeks ago -
ASIC Design Verification Engineer
ASIC Design Verification Engineer
Cisco
San Jose, CA 2 weeks ago -
ASIC Design Verification Engineer (Santa Clara, CA)
ASIC Design Verification Engineer (Santa Clara, CA)
Qualcomm
Santa Clara, CA 3 hours ago -
Design Verification Engineer
Design Verification Engineer
Broadcom
San Jose, CA 5 days ago -
SoC Verification Engineer
SoC Verification Engineer
Intel
Santa Clara, CA 2 weeks ago -
ASIC Verification Engineer
ASIC Verification Engineer
Hewlett Packard Enterprise
Sunnyvale, CA 1 day ago -
Design Verification Engineer
Design Verification Engineer
MatX
Mountain View, CA 2 days ago -
AIML enhanced Design/Verification Methodology Engineer
AIML enhanced Design/Verification Methodology Engineer
Hewlett Packard Enterprise
Sunnyvale, CA 2 weeks ago -
System Verification Engineer
System Verification Engineer
NVIDIA
Santa Clara, CA 21 hours ago -
SoC Design Verification Engineer
SoC Design Verification Engineer
MatX
Mountain View, CA 2 weeks ago -
Verification Engineer
Verification Engineer
Broadcom
San Jose, CA 3 days ago -
ASIC Design Verification Engineer, TPU Compute
ASIC Design Verification Engineer, TPU Compute
Google
Sunnyvale, CA 3 days ago -
ASIC Design Verification Engineer, TPU Cloud Compute
ASIC Design Verification Engineer, TPU Cloud Compute
Google
Sunnyvale, CA 2 days ago
People also viewed
-
Verification Engineer
Verification Engineer
San Jose, CA $166,400.00 - $249,600.00 1 week ago -
Silicon Design Verification Engineer, Devices and Services
Silicon Design Verification Engineer, Devices and Services
Mountain View, CA 1 week ago -
Design Verification Engineer-System Verilog/UVM
Design Verification Engineer-System Verilog/UVM
San Jose, CA $166,400.00 - $249,600.00 2 weeks ago -
Silicon Engineer- P and D- (gCPU), Design Verification (multiple openings)
Silicon Engineer- P and D- (gCPU), Design Verification (multiple openings)
Mountain View, CA 2 weeks ago -
Senior Verification Engineer
Senior Verification Engineer
Mountain View, CA 1 week ago -
Verification Engineer
Verification Engineer
San Jose, CA $141,760.00 - $212,640.00 1 week ago -
CPU SoC Verification Engineer
CPU SoC Verification Engineer
Mountain View, CA 3 days ago -
IP Verification Engineer
IP Verification Engineer
San Jose, CA $200,000.00 - $300,000.00 2 weeks ago -
Silicon Design Verification Engineer-FPGA/System Verilog
Silicon Design Verification Engineer-FPGA/System Verilog
San Jose, CA $166,400.00 - $249,600.00 2 months ago -
SR Design Verification Engineer
SR Design Verification Engineer
Santa Clara, CA $141,760.00 - $212,640.00 2 weeks ago
Similar Searches
-
Design Verification Engineer jobs
5,299 open jobs -
Embedded Software Engineer jobs
7,943 open jobs -
Management Consultant jobs
88,968 open jobs -
Validation Engineer jobs
254,839 open jobs -
Auditor jobs
90,908 open jobs -
Summer Intern jobs
23,466 open jobs -
Design Engineer jobs
129,783 open jobs -
Quantitative Analyst jobs
19,570 open jobs -
Engineer jobs
555,845 open jobs -
Firmware Engineer jobs
120,605 open jobs -
Principal jobs
276,558 open jobs -
Dotnet Developer jobs
28,038 open jobs -
Senior Engineer jobs
199,414 open jobs -
Verification Manager jobs
8,156 open jobs -
Circuit Design Engineer jobs
6,339 open jobs -
Logic Design Engineer jobs
1,858 open jobs -
Senior Design Verification Engineer jobs
1,853 open jobs -
Product Validation Engineer jobs
229,212 open jobs -
Hardware Verification Engineer jobs
5,074 open jobs -
Physical Design Engineer jobs
6,753 open jobs -
Analog Design Engineer jobs
5,873 open jobs -
Mixed Signal Design Engineer jobs
5,337 open jobs -
Digital Design Engineer jobs
8,511 open jobs -
Hardware Design Engineer jobs
25,889 open jobs -
Computer Architect jobs
45,992 open jobs
Explore top content on LinkedIn
Find curated posts and insights for relevant topics all in one place.
View top content