ASIC Engineer, Design Verification
Facebook
Sunnyvale, CA$114k–$172kPosted Aug 7, 2026
ASIC Engineer, Design Verification
Meta Sunnyvale, CAASIC Engineer, Design Verification
Meta
Sunnyvale, CA
1 week ago
80 applicants
See who Meta has hired for this role
Meta provided pay range
This range is provided by Meta. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range
$114,000.00/yr - $172,000.00/yr Meta is hiring an ASIC Design Verification Engineer within the Infrastructure Silicon organization. We are looking for individuals with experience in Design Verification to build IP and System on Chip (SoC) solutions for data center applications.In this role, you will work alongside experienced engineers focused on developing advanced ASIC solutions that power Meta's data center infrastructure. You will own verification closure for design modules or sub-systems, spanning test planning, UVM-based testbench development, and coverage closure. In addition to simulation-based verification, you will leverage formal verification and emulation methodologies to achieve bug-free silicon. This role offers meaningful opportunities to collaborate with full-stack software, hardware, ASIC design, emulation, and post-silicon validation teams toward first-pass silicon success.ASIC Engineer, Design Verification Responsibilities:
- Define and implement block, IP, and SoC-level verification plans to enable comprehensive functional coverage across design hierarchies
- Develop and maintain UVM-based testbenches and functional test sequences aligned to the verification test plan
- Drive verification closure using defined metrics including functional coverage, code coverage, and assertion coverage
- Debug and root-cause functional failures in RTL designs, partnering closely with the ASIC design team to resolve issues
- Apply formal verification and emulation techniques to complement simulation-based approaches and improve verification efficiency
- Collaborate with design, architecture, and post-silicon validation teams to align on verification goals and ensure design quality
- Develop reusable verification infrastructure components including scoreboards, monitors, and coverage models
- Contribute to scripting and automation flows using Python, TCL, or Shell to improve verification productivity and regression management
- Participate in design reviews and verification planning discussions to identify potential design risks early in the development cycle
- Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta
- 2+ years of hands-on experience in SystemVerilog and UVM-based verification methodology or C/C++ based hardware verification
- 2+ years of experience in block, IP, sub-system, or SoC-level verification using SystemVerilog UVM or OVM methodologies
- Experience with EDA simulation tools and scripting languages such as Python, TCL, Perl, or Shell for building verification environments and flows
- Experience debugging RTL functional failures and performing root-cause analysis in a simulation or emulation environment
- Experience with Emulation platform usage for Pre-Si verification
- Experience verifying ARM or RISC-V based sub-systems or SoCs, or data center application designs such as AI/ML accelerators, networking, or video processing ASICs
- Experience with IP or integration verification of high-speed interfaces such as PCIe, DDR, or Ethernet
- Experience developing UVM-based verification environments from scratch, including environment architecture, sequencers, and coverage models
- Experience with Chip Debug Logic, Telemetry and/or RAS
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.
$114,000/year to $172,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.
-
Seniority level
Not Applicable -
Employment type
Full-time -
Job function
Engineering and Information Technology -
Industries
Technology, Information and Internet
Referrals increase your chances of interviewing at Meta by 2x
See who you knowGet notified about new Application Specific Integrated Circuit Engineer jobs in Sunnyvale, CA.
Sign in to create job alertSimilar jobs
-
ASIC Design Verification Engineer
ASIC Design Verification Engineer
Cisco
San Jose, CA 2 weeks ago -
Design Verification Engineer
Design Verification Engineer
AMD
Santa Clara, CA $166,400.00 - $249,600.00 2 days ago -
Design Verification Engineer
Design Verification Engineer
Broadcom
San Jose, CA 4 days ago -
ASIC Design Verification Emulation Engineer
ASIC Design Verification Emulation Engineer
Cisco
San Jose, CA 3 days ago -
Verification Engineer
Verification Engineer
Broadcom
San Jose, CA 21 hours ago -
ASIC Engineer, Design Verification
ASIC Engineer, Design Verification
Meta
Sunnyvale, CA $146,000.00 - $209,000.00 1 week ago -
Senior Verification Engineer
Senior Verification Engineer
Microsoft
Mountain View, CA 1 week ago -
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer
NVIDIA
Santa Clara, CA 2 weeks ago -
Senior Design Verification Engineer
Senior Design Verification Engineer
Microsoft
Mountain View, CA 4 days ago -
SR Design Verification Engineer
SR Design Verification Engineer
AMD
Santa Clara, CA $141,760.00 - $212,640.00 2 weeks ago -
Design Verification Engineer
Design Verification Engineer
Eridu
San Francisco Bay Area $195,000.00 - $265,000.00 2 days ago -
ASIC/SoC Design Verification Engineer
ASIC/SoC Design Verification Engineer
TetraMem - Accelerate The World
San Jose, CA 2 days ago -
Senior ASIC Design Verification Engineer, Silicon
Senior ASIC Design Verification Engineer, Silicon
Google
Mountain View, CA 2 weeks ago -
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer
NVIDIA AI
Santa Clara, CA 1 week ago -
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer
NVIDIA
Santa Clara, CA 1 day ago -
Silicon Engineer- P and D- (gCPU), Design Verification (multiple openings)
Silicon Engineer- P and D- (gCPU), Design Verification (multiple openings)
Google
Mountain View, CA 2 weeks ago -
Video ASIC Design Verification Engineer - Multimedia Lab
Video ASIC Design Verification Engineer - Multimedia Lab
ByteDance
San Jose, CA 3 weeks ago -
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer
NVIDIA AI
Santa Clara, CA 3 weeks ago -
Senior Design Verification Engineer
Senior Design Verification Engineer
Intel
Santa Clara, CA 1 week ago -
ASIC Verification Engineer
ASIC Verification Engineer
Axiado Corporation
San Jose, CA 2 months ago -
Design Verification Engineer
Design Verification Engineer
OpenAI
San Francisco, CA $226,000.00 - $445,000.00 1 week ago -
SR ASIC Design Verification Engineer
SR ASIC Design Verification Engineer
Cisco
San Jose, CA 2 weeks ago -
ASIC Design Verification Engineer, Technical Leader
ASIC Design Verification Engineer, Technical Leader
Cisco
San Jose, CA 3 weeks ago -
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer
Cisco
San Jose, CA 2 days ago -
Principal Design Verification Engineer
Principal Design Verification Engineer
Microsoft
Mountain View, CA 2 weeks ago -
ASIC Design Verification Engineering Technical Leader
ASIC Design Verification Engineering Technical Leader
Cisco
San Jose, CA 1 week ago -
ASIC Design Verification Engineering Technical Leader
ASIC Design Verification Engineering Technical Leader
Cisco
San Jose, CA 2 days ago
People also viewed
-
ASIC Design Verification Engineering Leader
ASIC Design Verification Engineering Leader
San Jose, CA 2 weeks ago -
Senior Design Verification Engineer, Silicon
Senior Design Verification Engineer, Silicon
Mountain View, CA 2 weeks ago -
Senior ASIC Verification Engineer - GPU
Senior ASIC Verification Engineer - GPU
Santa Clara, CA 1 week ago -
ASIC Verification Engineer
ASIC Verification Engineer
Santa Clara, CA 1 week ago -
Verification Engineer
Verification Engineer
San Jose, CA $166,400.00 - $249,600.00 1 week ago -
Design Verification Lead
Design Verification Lead
San Jose, CA $200,000.00 - $300,000.00 2 weeks ago -
R&D Engineer IC Design 5
R&D Engineer IC Design 5
San Jose, CA 1 day ago -
Design Verification Engineer-System Verilog/UVM
Design Verification Engineer-System Verilog/UVM
San Jose, CA $166,400.00 - $249,600.00 2 weeks ago -
ASIC Verification Engineer
ASIC Verification Engineer
Santa Clara, CA 1 week ago -
Senior CPU Design Verification Engineer, Silicon
Senior CPU Design Verification Engineer, Silicon
Mountain View, CA 6 days ago
Similar Searches
-
In-House Counsel jobs
18,247 open jobs -
General Counsel jobs
24,715 open jobs -
Circuit Design Engineer jobs
6,339 open jobs -
Electrical Engineering Intern jobs
17,303 open jobs -
Machine Learning Engineer jobs
148,937 open jobs -
Design Engineer jobs
129,783 open jobs -
Intern jobs
71,196 open jobs -
Engineer jobs
555,845 open jobs -
Senior Design Verification Engineer jobs
1,853 open jobs -
Embedded Software Designer jobs
4,135 open jobs -
Design Verification Engineer jobs
5,299 open jobs -
Logic Design Engineer jobs
1,858 open jobs -
Hardware Engineering Intern jobs
1,236 open jobs -
Physical Design Engineer jobs
6,753 open jobs -
Digital Design Engineer jobs
8,511 open jobs -
Principal Hardware Engineer jobs
898 open jobs -
Mixed Signal Design Engineer jobs
5,337 open jobs -
Analog Design Engineer jobs
5,873 open jobs -
Signal Integrity Engineer jobs
2,192 open jobs -
Senior Implementation Engineer jobs
43,642 open jobs -
Analog Engineer jobs
6,656 open jobs -
Hardware Architect jobs
4,008 open jobs -
Analog Designer jobs
804 open jobs -
Principal Design Engineer jobs
3,528 open jobs -
Computer Architect jobs
45,992 open jobs
Explore top content on LinkedIn
Find curated posts and insights for relevant topics all in one place.
View top content