## Grow with us
Silicon CAD CI/CD Automation Engineer - Austin, Texas
This is an On-Site, Hybrid position
This is not a remote work opportunity
About Us:
The Team is part of the Ericsson Silicon engineering unit, which develops state of the art ASIC's and FPGA's targeting the newest technology nodes for Ericsson's 5G telecommunication product portfolio. This department offers many opportunities for career growth and a large base of knowledge to learn from.
What You'll Do::
Senior Silicon CAD Automation Engineer with deep expertise in developing, deploying, and maintaining scalable automation frameworks, CI/CD infrastructure, and engineering workflows supporting large-scale ASIC IP and SoC development.
Ability to architect and scale automated design and verification workflows using modern software engineering practices, CI/CD methodologies, and industry-standard tools such as Jenkins, GitLab, Gerrit, Python, and Linux-based development environments.
Strong interest in Artificial Intelligence and its transformative impact on silicon development infrastructure, with a focus on applying AI/ML techniques to:
• Enhance engineering productivity and workflow automation
• Enable intelligent failure analysis and regression triage
• Improve CI/CD pipeline optimization and resource utilization
• Accelerate debug, root-cause analysis, and issue resolution
• Automate design, verification, and CAD workflow management
Actively exploring how AI-driven automation can redefine traditional silicon development environments, enabling higher engineering efficiency, improved quality, and faster development cycles at scale.
What You'll Bring:
Expert knowledge of CI/CD methodologies using Jenkins, GitLab CI/CD, Gerrit, Git workflows, and automated quality gates.
Extensive experience developing automation solutions using Python, Shell scripting, and Linux-based infrastructure.
Strong understanding of software engineering best practices including version control, code review processes, automated testing, and release management.
Experience in distributed build systems, regression management, job scheduling, and compute farm utilization.
Experience building engineering dashboards, metrics frameworks, and development analytics solutions.
Strong interest in AI-driven engineering automation, with focus on applying AI/ML to improve workflow optimization, failure analysis, regression management, and next-generation silicon development infrastructure
Knowledge in ASIC and SoC development flows spanning RTL design, verification, synthesis, and implementation environments is beneficial, but not essential
Knowledge in integrating EDA tools and development flows including simulation, lint, CDC, synthesis, verification, and regression environments is beneficial, but not essential
## Short Description
What You'll Own:
Design and maintain CI/CD pipelines supporting silicon development workflows, including automated build, regression, testing, and quality validation environments.
Develop and maintain scalable automation solutions integrating source control systems, code review platforms, EDA tools, and engineering workflows.
Drive and maintain standardization of development processes, automation methodologies, and infrastructure best practices across engineering organizations.
Improve engineering productivity through workflow optimization, infrastructure modernization, and automation of repetitive development tasks.
Collaborate closely with IP design-, and verification teams, IT, and infrastructure teams to ensure reliable and scalable development environments.
Monitor infrastructure performance and drive continuous improvements in system reliability, scalability, and operational efficiency.
Identify process gaps and implement automation solutions that improve development velocity, traceability, and silicon quality.
Evaluate and deploy AI-assisted solutions for workflow automation, regression analysis, failure triage, and engineering...
Want jobs like this matched to you?
SimpleCareer scores fresh postings against your résumé so you only see the matches that matter.