SimpleCareer

ASIC Engineer, Implementation [Low-Power Design]

Meta
Bengaluru, IndiaPosted Jul 23, 2026
ApplyView on SimpleCareer

ASIC Engineer, Implementation [Low-Power Design]

Meta Bengaluru, Karnataka, India

ASIC Engineer, Implementation [Low-Power Design]

Meta Bengaluru, Karnataka, India 2 weeks ago Over 200 applicants

See who Meta has hired for this role

Save

Use AI to assess how you fit

Get AI-powered advice on this job and more exclusive features.

Meta's Silicon Engineering team is building custom silicon solutions that power the infrastructure behind Meta's AI and data center workloads. As an engineer focused on implementation, you may drive the physical realization of complex custom chips from RTL through tapeout, working across synthesis, place-and-route, timing closure, and signoff. In this role, you will work on power modeling for ASICs (architecture to silicon), developing flows around EDA tools, and low-power design to build efficient System on Chip (SoC) and IP for data center applications. You will collaborate with architecture, design, and verification teams to deliver high-performance, power-efficient silicon that meets aggressive PPA targets for Meta's next-generation infrastructure platforms.

ASIC Engineer, Implementation [Low-Power Design] Responsibilities:

  • Define the power specification at system and module level for Idle, TDP, Typical use cases
  • Develop power modeling infrastructure in Python/C++
  • Work with or develop architectural simulators in order to model performance and power
  • Build power estimation flows at various levels of abstraction: C-model, RTL, Gate, Layout
  • Apply knowledge of ASIC design processes, including leakage and dynamic power, to evaluate the impact of environment and manufacturing process on power
  • Understand system level concepts and optimize design for low-power
  • Evaluation and Implementation of low-power design techniques at different levels of abstraction
  • Collaborate with RTL designers to identify and resolve timing, area, and power issues early in the design cycle
  • Participate in design reviews and provide implementation feedback to influence upstream architectural and microarchitectural decisions
  • Power characterization on silicon: idle, TDP, use case power
  • debug power issues on silicon
  • Partner with vendors to drive low-power requirements for SoC interfaces such as LPDDR, PCIe, etc. Partner with EDA tool vendors to select and deploy the appropriate power estimation tools
  • Collaborate with internal HW/SW Co-design, Architecture, Design, DV, and Emulation teams for power flows, optimization and estimation

Minimum Qualifications:

  • Bachelor's degree in Computer Engineering, Computer Science or Electrical Engineering and/or equivalent practical experience
  • 2+ years of experience with modeling and design with C++ or Python and/or an equivalent high level language
  • Experience with industry-standard EDA tools for synthesis and physical implementation (Synopsys Design Compiler, Cadence Genus, Innovus, or ICC-2)
  • Experience with scripting languages such as Tcl, Python, or Perl for flow automation and data analysis

Preferred Qualifications:

  • Experience with RTL design using SystemVerilog or other HDL
  • Experience with formal verification or equivalence checking as part of an RTL-to-GDS flow
  • Architecting systems for various design scales (IP blocks, SOC, multi-chip systems) with an understanding of the tradeoffs between performance and power
  • Experience with post-silicon bringup, debugging, and identifying issues across emulator, RTL, and other abstraction levels
  • Familiarity with low-power implementation techniques such as clock gating, multi-voltage domains, and power gating
  • Background in data center or AI accelerator ASIC development
  • Knowledge of front-end and back-end ASIC tools
  • Experience with architectural performance and power models at SoC and system levels
  • Experience managing multiple design releases and working with cross-functional teams to support and debug power issues
  • Ability to communicate clearly with cross-functional internal teams and with vendors
  • Masters degree in Computer Engineering, Computer Science or Electrical Engineering and/or equivalent practical experience

About Meta:

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

  • Seniority level

    Not Applicable

  • Employment type

    Full-time

  • Job function

    Engineering and Information Technology

  • Industries

    Technology, Information and Internet

Referrals increase your chances of interviewing at Meta by 2x

See who you know Get notified when a new job is posted.

Similar jobs

People also viewed

Similar Searches

Only part of this posting is shown here. Read the full description

Want jobs like this matched to you?

SimpleCareer scores fresh postings against your résumé so you only see the matches that matter.

Get started free